



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/600,259

06/20/2003

Jeffrey Lutze

SN DK.310US0

7482

7590

08/30/2004

PARSONS HSUE & DE RUNTZ LLP
SUITE 1800
655 MONTGOMERY STREET
SAN FRANCISCO, CA 94111

EXAMINER

LE, THAO P


ART UNIT

PAPER NUMBER

2818

DATE MAILED: 08/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/600,259	Applicant(s) LUTZE ET AL.	
	Examiner Thao P. Le	Art Unit 2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 7/13/04.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12, 18 and 19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12, 18-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>7/13/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Information Disclosure Statement

Information Disclosure Statement (IDS) filed on **7/13/04** and made of record.

The references cited on the PTOL 1449 form have been considered.

Claims 1-12, 18-19 are pending in this application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-5, 7-8, 10-11, 18 are rejected under 35 USC 102 (e) as being anticipated by Chuang et al., U.S. Pub No. 2004/0033663.

Regarding claim 1, Chuang et al. discloses a method of making an array of non-volatile memory cells on a substrate comprising: forming an array of first floating gate portions 203a, gate dielectric 202a, opening 207 using a mask layer 205 not covered by first floating gate portions and is self-aligned to the first floating gate portions, forming sidewall 208a, forming second floating gate portions 209a defined by the sidewall elements in at least one direction and contacting the first floating gate portion 203a (See. Figs. 2a-2g).

Regarding claim 18, Chuang et al. discloses a method of making an array of non-volatile memory cells on a substrate comprising: forming an array of first floating gate portions 203a wherein each first floating gate portion is separated from adjacent first floating gate portions (Fig. 2g); forming second floating gate portions 209a wherein each second floating gate portion extends along a plane perpendicular to the plane of the substrate surface and wherein the plane of the second floating gate portion bisects the first floating gate portion (202a and 209a, Fig. 2g).

Regarding to claim 2, Chuang et al. discloses the forming of gate dielectric 202 on a substrate and forming a layer of gate material 203 on the gate dielectric (Fig. 2c).

Regarding to claim 3, it is inherent that for devices in Chuang et al., source/drain regions are required and source/drain regions are formed by implanting impurities and formed into the substrate besides the gate.

Regarding claims 4-5, Chuang et al. discloses the masking layer is formed and portion that lies over the gate portion is removed (Fig. 2a) and the dielectric material is removed after the mask layer is removed (Fig. 2e).

Regarding claim 7, Chuang et al. discloses the second floating gate portions is formed by deposition and etch back of polysilicon (Figs. 2f-2g).

Regarding claim 8, Chuang et al. discloses the steps of removing the sidewall elements thereby exposing surfaces of the first and second floating gate portions (Fig. 2h), forming a dielectric layer on the exposed floating gate portion surfaces, forming a dielectric layer 211 (Fig. 2i) on the exposed floating gate portion surfaces and forming conductive gates 212 (Fig. 2i, para 0037) extending across the floating gates in at least one direction and in contact with the dielectric layer.

Regarding claims 10-11, Chuang et al. discloses the conductive gates extend towards the surface of the semiconductor substrate such that the lowest extremities of the conductive gates are closer to the surface of the semiconductor substrate than the highest extremities of the second floating gate portions (claim 10) and wherein the conductive gates extend the enclose the second floating gate portions from above and on four lateral sides (claim 11) (See Fig. 2i).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 6, 9, 12, 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chuang et al., U.S. Pub No. 2004/0033663.

Regarding claim 6, Chuang et al. discloses the sidewall portions are formed by deposition and etch back of insulating layer. Chuang et al. fails to disclose the insulating layer is silicon nitride. However, it is well known in the art that insulating layer formed of silicon nitride material is always used as sidewall or spacers of gate electrode.

Regarding claim 9, Chuang fails to disclose the dielectric layer is an ONO layer, however, it is conventional that ONO material is used as charge trapping dielectric material in non-volatile memories.

Regarding claim 12, Chuang et al. fails to disclose the step of forming a metal on the conductive/control gate 212 in order to form silicide layer. It is well known in the art

that silicide layer is formed on the control gate in non-volatile memories to reduce resistivity of the gate.

Regarding claim 19, Chuang et al. discloses the first portion of the floating gate is square but fails to disclose the second portion of the floating gate is approximately a midline of the first portion of the floating gate. It would have been obvious to one having ordinary skill in the art that whether the second portion of the floating gate is at midline or at one side of the first portion of the floating gate, the functions and manners of the floating gate are in this device is the same.

References cited in PTO-892 also disclose similar method of forming non-volatile memory cells as recited in claims 1-12, 18-19.

When responding to the office action, Applicants' are advice to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs.

A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to become abandoned (see M.P.E.P 710.02(b)).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao P. Le whose telephone number is 571-272-1785. The examiner can normally be reached on M-T (7-6).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thao P. Le
Examiner
Art Unit 2818